Sciweavers

102 search results - page 10 / 21
» Memory size estimation for multimedia applications
Sort
View
VLSID
2005
IEEE
102views VLSI» more  VLSID 2005»
14 years 7 months ago
Integrated On-Chip Storage Evaluation in ASIP Synthesis
An Application Specific Instruction Set Processor (ASIP) exploits special characteristics of the given application(s) to meet the desired performance, cost and power requirements....
Manoj Kumar Jain, M. Balakrishnan, Anshul Kumar
ARC
2006
Springer
124views Hardware» more  ARC 2006»
13 years 11 months ago
A Flexible Multi-port Caching Scheme for Reconfigurable Platforms
Abstract. Memory accesses contribute sunstantially to aggregate system delays. It is critical for designers to ensure that the memory subsystem is designed efficiently, and much wo...
Su-Shin Ang, George A. Constantinides, Peter Y. K....
CGO
2005
IEEE
14 years 1 months ago
Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache
Modern embedded microprocessors use low power on-chip memories called scratch-pad memories to store frequently executed instructions and data. Unlike traditional caches, scratch-p...
Rajiv A. Ravindran, Pracheeti D. Nagarkar, Ganesh ...
MUE
2008
IEEE
116views Multimedia» more  MUE 2008»
14 years 1 months ago
A Novel Technique for Real-Time Internet Radio Recorder on Non-DSP Embedded System
The capability of providing real-time multimedia player over the Internet is an important future application for embedded system. However, the main challenge of such an applicatio...
Lain-Jing Hwang, Chien-Chou Shih, I-Ting Kuo
ETT
2000
91views Education» more  ETT 2000»
13 years 7 months ago
Performance Analysis and Estimation of Call Admission Control Parameters in Wireless Integrated Voice and Data Networks
We propose an admission control policy for wireless multimedia networks that is based on the well known threshold-based guard channel method. The new scheme deals with two differen...
Mahmoud T. El-Hadidi, Khaled M. F. Elsayed, Mohame...