Sciweavers

112 search results - page 8 / 23
» Microarchitectural exploration with Liberty
Sort
View
CASES
2008
ACM
13 years 9 months ago
Exploring and predicting the architecture/optimising compiler co-design space
Embedded processor performance is dependent on both the underlying architecture and the compiler optimisations applied. However, designing both simultaneously is extremely difficu...
Christophe Dubach, Timothy M. Jones, Michael F. P....
VLSID
2008
IEEE
150views VLSI» more  VLSID 2008»
14 years 7 months ago
PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors
Simultaneous Multi-Threading (SMT) processors are becoming popular because they exploit both instruction-level and threadlevel parallelism by issuing instructions from different t...
Deepa Kannan, Aseem Gupta, Aviral Shrivastava, Nik...
HICSS
2008
IEEE
88views Biometrics» more  HICSS 2008»
14 years 1 months ago
Internet Users' Beliefs about Government Surveillance - The Role of Social Awareness and Internet Literacy
This study focuses on exploring Internet literacy and social awareness as antecedents to Internet users’ attitudes towards government surveillance in the Internet environment. P...
Tamara Dinev
CAL
2006
13 years 7 months ago
Performance modeling using Monte Carlo simulation
Abstract-- Cycle accurate simulation has long been the primary tool for micro-architecture design and evaluation. Though accurate, the slow speed often imposes constraints on the e...
Ram Srinivasan, Jeanine Cook, Olaf M. Lubeck
CODES
2001
IEEE
13 years 11 months ago
Towards effective embedded processors in codesigns: customizable partitioned caches
This paper explores an application-specific customization technique for the data cache, one of the foremost area/power consuming and performance determining microarchitectural fea...
Peter Petrov, Alex Orailoglu