Sciweavers

109 search results - page 4 / 22
» Microcode Generation for Flexible Parallel Target Architectu...
Sort
View
KBSE
2005
IEEE
14 years 8 days ago
Clearwater: extensible, flexible, modular code generation
Distributed applications typically interact with a number of heterogeneous and autonomous components that evolve independently. Methodical development of such applications can ben...
Galen S. Swint, Calton Pu, Gueyoung Jung, Wenchang...
DATE
2005
IEEE
165views Hardware» more  DATE 2005»
14 years 9 days ago
Flexible Hardware/Software Support for Message Passing on a Distributed Shared Memory Architecture
With the advent of multi-processor systems on a chip, the interest for message passing libraries has revived. Message passing helps in mastering the design complexity of parallel ...
Francesco Poletti, Antonio Poggiali, Paul Marchal
IPPS
1998
IEEE
13 years 11 months ago
A Configurable Computing Approach Towards Real-Time Target Tracking
Traditionally, tracking systems require dedicated hardware to handle the computational demands and input/output rates imposed by real-time video sources. An alternative presented i...
Bharadwaj Pudipeddi, A. Lynn Abbott, Peter M. Atha...
JSA
2010
158views more  JSA 2010»
13 years 1 months ago
Scalable mpNoC for massively parallel systems - Design and implementation on FPGA
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...
Mouna Baklouti, Yassine Aydi, Philippe Marquet, Je...
SIGADA
2001
Springer
13 years 11 months ago
Targeting Ada95/DSA for distributed simulation of multiprotocol communication networks
The last years have seen an increasing, albeit restricted simulation of large-scale networks on shared memory parallel platforms. As the complexity of communication protocols and ...
Dhavy Gantsou