Sciweavers

109 search results - page 5 / 22
» Microcode Generation for Flexible Parallel Target Architectu...
Sort
View
TVLSI
2008
119views more  TVLSI 2008»
13 years 6 months ago
Automatic Design of Reconfigurable Domain-Specific Flexible Cores
Reconfigurable hardware is ideal for use in Systems-on-a-Chip, as it provides both hardware-level performance and post-fabrication flexibility. However, any one architecture is ra...
Katherine Compton, Scott Hauck
HPCA
2009
IEEE
14 years 1 months ago
Reconciling specialization and flexibility through compound circuits
While parallelism and multi-cores are receiving much attention as a major scalability path, customization is another, orthogonal and complementary, scalability path which can targ...
Sami Yehia, Sylvain Girbal, Hugues Berry, Olivier ...
ISPA
2005
Springer
14 years 6 days ago
FleMA: A Flexible Measurement Architecture for ChinaGrid
Grid technologies are becoming more and more mature in recent years. In contrast to this trend, the resource measurement landscape in Grids looks rather dismal. As part of ChinaGri...
Weimin Zheng, Meizhi Hu, Lin Liu, Yongwei Wu, Jing...
LPNMR
2009
Springer
14 years 1 months ago
Application of ASP for Automatic Synthesis of Flexible Multiprocessor Systems from Parallel Programs
Configurable on chip multiprocessor systems combine advantages of task-level parallelism and the flexibility of field-programmable devices to customize architectures for paralle...
Harold Ishebabi, Philipp Mahr, Christophe Bobda, M...
VLSISP
2010
119views more  VLSISP 2010»
13 years 1 months ago
Hardware Acceleration of HMMER on FPGAs
We propose a new parallelization scheme for the hmmsearch function of the HMMER software, in order to target FPGA technology. hmmsearch is a very compute intensive software for bio...
Steven Derrien, Patrice Quinton