Sciweavers

5506 search results - page 820 / 1102
» Minimal Logic Programs
Sort
View
130
Voted
ICCD
2004
IEEE
98views Hardware» more  ICCD 2004»
15 years 11 months ago
Thermal-Aware IP Virtualization and Placement for Networks-on-Chip Architecture
Networks-on-Chip (NoC), a new SoC paradigm, has been proposed as a solution to mitigate complex on-chip interconnect problems. NoC architecture consists of a collection of IP core...
Wei-Lun Hung, Charles Addo-Quaye, Theo Theocharide...
ICCD
2004
IEEE
104views Hardware» more  ICCD 2004»
15 years 11 months ago
Exploiting Quiescent States in Register Lifetime
Large register file with multiple ports, but with a minimal access time, is a critical component in a superscalar processor. Analysis of the lifetime of a logical to physical reg...
Rama Sangireddy, Arun K. Somani
128
Voted
ICCAD
2006
IEEE
169views Hardware» more  ICCAD 2006»
15 years 11 months ago
Microarchitecture parameter selection to optimize system performance under process variation
Abstract— Design variability due to within-die and die-todie process variations has the potential to significantly reduce the maximum operating frequency and the effective yield...
Xiaoyao Liang, David Brooks
101
Voted
HICSS
2009
IEEE
99views Biometrics» more  HICSS 2009»
15 years 9 months ago
Local-Global: Reconciling Mismatched Ontologies in Development Information Systems
This paper extends pre-existing digital divide conceptualizations to further investigate the important issue of mismatches between the ontologies of state-created information syst...
Jessica Seddon Wallack, Ramesh Srinivasan
130
Voted
TIME
2009
IEEE
15 years 9 months ago
Fixing the Semantics for Dynamic Controllability and Providing a More Practical Characterization of Dynamic Execution Strategies
Morris, Muscettola and Vidal (MMV) presented an algorithm for checking the dynamic controllability (DC) of temporal networks in which certain temporal durations are beyond the con...
Luke Hunsberger