Sciweavers

601 search results - page 84 / 121
» Model Checking CTL Properties of Pushdown Systems
Sort
View
ACL2
2006
ACM
14 years 7 days ago
Combining ACL2 and an automated verification tool to verify a multiplier
We have extended the ACL2 theorem prover to automatically prove properties of VHDL circuits with IBM's Internal SixthSense verification system. We have used this extension to...
Erik Reeber, Jun Sawada
ECLIPSE
2007
ACM
14 years 13 days ago
MTSA: Eclipse support for modal transition systems construction, analysis and elaboration
In this paper we detail the design and implementation of an Eclipse plug-in that supports construction, analysis and elaboration of Modal Transition Systems. The plug-in supports ...
Nicolás D'Ippolito, Dario Fischbein, Howard...
ISSTA
2004
ACM
14 years 1 months ago
An optimizing compiler for batches of temporal logic formulas
Model checking based on validating temporal logic formulas has proven practical and effective for numerous software engineering applications. As systems based on this approach ha...
James Ezick
DAC
1997
ACM
14 years 2 days ago
Formal Verification of FIRE: A Case Study
We present our experiences with the formal verification of an automotive chip used to control the safety features in a car. We used a BDD based model checker in our work. We descr...
Jae-Young Jang, Shaz Qadeer, Matt Kaufmann, Carl P...
FORTE
2003
13 years 10 months ago
A Lightweight Formal Analysis of a Multicast Key Management Scheme
Abstract. This paper describes the analysis of Pull-Based Asynchronous Rekeying Framework (ARF), a recently proposed solution to the scalable group key management problem in secure...
Mana Taghdiri, Daniel Jackson