Sciweavers

94 search results - page 18 / 19
» Modeling Runtime Behavior in Framework-Based Applications
Sort
View
VALUETOOLS
2006
ACM
167views Hardware» more  VALUETOOLS 2006»
14 years 4 months ago
Detailed cache simulation for detecting bottleneck, miss reason and optimization potentialities
Cache locality optimization is an efficient way for reducing the idle time of modern processors in waiting for needed data. This kind of optimization can be achieved either on the...
Jie Tao, Wolfgang Karl
SACMAT
2006
ACM
14 years 4 months ago
PRIMA: policy-reduced integrity measurement architecture
We propose an integrity measurement approach based on information flow integrity, which we call the Policy-Reduced Integrity Measurement Architecture (PRIMA). The recent availabi...
Trent Jaeger, Reiner Sailer, Umesh Shankar
HPCA
2011
IEEE
13 years 1 months ago
MOPED: Orchestrating interprocess message data on CMPs
Future CMPs will combine many simple cores with deep cache hierarchies. With more cores, cache resources per core are fewer, and must be shared carefully to avoid poor utilization...
Junli Gu, Steven S. Lumetta, Rakesh Kumar, Yihe Su...
IISWC
2008
IEEE
14 years 4 months ago
Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis
The design and evaluation of microprocessor architectures is a difficult and time-consuming task. Although small, handcoded microbenchmarks can be used to accelerate performance e...
Clay Hughes, Tao Li
SIGMOD
2009
ACM
202views Database» more  SIGMOD 2009»
14 years 10 months ago
ZStream: a cost-based query processor for adaptively detecting composite events
Composite (or Complex) event processing (CEP) systems search sequences of incoming events for occurrences of userspecified event patterns. Recently, they have gained more attentio...
Yuan Mei, Samuel Madden