Sciweavers

6308 search results - page 1158 / 1262
» Modeling Urgency in Timed Systems
Sort
View
ISSS
2002
IEEE
125views Hardware» more  ISSS 2002»
15 years 9 months ago
Design Experience of a Chip Multiprocessor Merlot and Expectation to Functional Verification
We have fabricated a Chip Multiprocessor prototype code-named Merlot to proof our novel speculative multithreading architecture. On Merlot, multiple threads provide wider issue wi...
Satoshi Matsushita
PACT
2009
Springer
15 years 8 months ago
Parallel Evidence Propagation on Multicore Processors
In this paper, we design and implement an efficient technique for parallel evidence propagation on state-of-the-art multicore processor systems. Evidence propagation is a major ste...
Yinglong Xia, Xiaojun Feng, Viktor K. Prasanna
ICSE
2001
IEEE-ACM
15 years 8 months ago
An Empirical Study of Global Software Development: Distance and Speed
Global software development is rapidly becoming the norm for technology companies. Previous qualitative research suggests that multi-site development may increase development cycl...
James D. Herbsleb, Audris Mockus, Thomas A. Finhol...
MMMACNS
2001
Springer
15 years 8 months ago
Typed MSR: Syntax and Examples
Abstract. Many design flaws and incorrect analyses of cryptographic protoAppeared in the Proceedings of the First International Workshop on Mathematical Methods, Models and Archit...
Iliano Cervesato
OOPSLA
2001
Springer
15 years 8 months ago
Points-To Analysis for Java using Annotated Constraints
The goal of points-to analysis for Java is to determine the set of objects pointed to by a reference variable or a reference object field. This information has a wide variety of ...
Atanas Rountev, Ana Milanova, Barbara G. Ryder
« Prev « First page 1158 / 1262 Last » Next »