Sciweavers

1617 search results - page 279 / 324
» Modeling and evaluation of hardware software designs
Sort
View
CHI
2009
ACM
15 years 9 months ago
Supporting content and process common ground in computer-supported teamwork
We build on our prior work with computer-supported teams performing a complex decision-making task on maps, where the distinction between content and process common ground is prop...
Gregorio Convertino, Helena M. Mentis, Mary Beth R...
WSC
1997
15 years 5 months ago
Efficient Instruction Cache Simulation and Execution Profiling with a Threaded-Code Interpreter
We present an extension to an existing SPARC V8 instruction set simulator, SimICS, to support accurate profiling of branches and instruction cache misses. SimICS had previously su...
Peter S. Magnusson
WSC
1998
15 years 6 months ago
The Use of Simulation in the Planning of the Dutch Railway Services
The design of a quality timetable for the Dutch Railways is a complex task, because of the characteristics of the railway services. The complexity of the network and the heavily i...
Jurjen S. Hooghiemstra, Maurice J. G. Tunisse
206
Voted
ISCA
2012
IEEE
243views Hardware» more  ISCA 2012»
13 years 7 months ago
Lane decoupling for improving the timing-error resiliency of wide-SIMD architectures
A significant portion of the energy dissipated in modern integrated circuits is consumed by the overhead associated with timing guardbands that ensure reliable execution. Timing ...
Evgeni Krimer, Patrick Chiang, Mattan Erez
DAC
2000
ACM
16 years 5 months ago
COSY communication IP's
The Esprit/OMI-COSY project defines transaction-levels to set-up the exchange of IP's in separating function from architecture and body-behavior from proprietary interfaces. ...
Erwin A. de Kock, Frédéric Pé...