Sciweavers

1617 search results - page 53 / 324
» Modeling and evaluation of hardware software designs
Sort
View
ICECCS
2010
IEEE
196views Hardware» more  ICECCS 2010»
13 years 8 months ago
Implementing and Evaluating a Model Checker for Transactional Memory Systems
Abstract—Transactional Memory (TM) is a promising technique that addresses the difficulty of parallel programming. Since TM takes responsibility for all concurrency control, TM ...
Woongki Baek, Nathan Grasso Bronson, Christos Kozy...
EUROMICRO
2003
IEEE
14 years 1 months ago
Towards A Classification Model for Component-Based Software Engineering Research
Accurate and timely information is a key motivator in the widespread adoption of CBSE technology in Europe. Although there are overlaps and informal communications between researc...
Gerald Kotonya, Ian Sommerville, Steve Hall
ASWEC
2004
IEEE
14 years 8 days ago
An Environment for Automated Performance Evaluation of J2EE and ASP.NET Thin-client Architectures
Assessing the likely run-time performance of applications using thin-client architectures during their design is very difficult. We describe SoftArch/Thin, a thin-client test-bed ...
John C. Grundy, Zhong Wei, Radu Nicolescu, Yuhong ...
HPCA
2002
IEEE
14 years 8 months ago
Using Complete Machine Simulation for Software Power Estimation: The SoftWatt Approach
Power dissipation has become one of the most critical factors for the continued development of both high-end and low-end computer systems. The successful design and evaluation of ...
Sudhanva Gurumurthi, Anand Sivasubramaniam, Mary J...
AC
2005
Springer
13 years 8 months ago
Software model checking with SPIN
The aim of this chapter is to give an overview of the theoretical foundation and the practical application of logic model checking techniques for the verification of multi-threade...
Gerard J. Holzmann