Sciweavers

850 search results - page 36 / 170
» Modeling synchronous systems in BIP
Sort
View
SAC
2010
ACM
13 years 10 months ago
Reactive parallel processing for synchronous dataflow
The control flow of common processors does not match the specific needs of reactive systems. Key issues for these systems are preemption and concurrency, combined with timing pred...
Claus Traulsen, Reinhard von Hanxleden
FMICS
2010
Springer
13 years 9 months ago
SMT-Based Formal Verification of a TTEthernet Synchronization Function
Abstract. TTEthernet is a communication infrastructure for mixedcriticality systems that integrates dataflow from applications with different criticality levels on a single network...
Wilfried Steiner, Bruno Dutertre
SBCCI
2003
ACM
115views VLSI» more  SBCCI 2003»
14 years 1 months ago
Combining Retiming and Recycling to Optimize the Performance of Synchronous Circuits
Recycling was recently proposed as a system-level design technique to facilitate the building of complex System-on-Chips (SOC) by assembling pre-designed components. Recycling all...
Luca P. Carloni, Alberto L. Sangiovanni-Vincentell...
MIR
2003
ACM
130views Multimedia» more  MIR 2003»
14 years 1 months ago
Multimedia modeling using MPEG-7 for authoring multimedia integration
In this paper, we describe an approach to audiovisual data modeling for multimedia integration and synchronization. The approach chosen consists in using description tools from Mu...
Tran-Thuong Tien, Cécile Roisin
SAC
2009
ACM
14 years 3 months ago
On scheduling soft real-time tasks with lock-free synchronization for embedded devices
In this paper, we consider minimizing the system-level energy consumption through dynamic voltage scaling for embedded devices, while a) allowing concurrent access to shared objec...
Shouwen Lai, Binoy Ravindran, Hyeonjoong Cho