Sciweavers

805 search results - page 19 / 161
» Modeling the performance of algorithms on flash memory devic...
Sort
View
ICMCS
2005
IEEE
104views Multimedia» more  ICMCS 2005»
14 years 2 months ago
A High-Performance Memory-Efficient Architecture of the Bit-Plane Coder in JPEG 2000
The paper presents a high-performance architecture of the bit-plane coder for the embedded block coding algorithm in JPEG 2000. The architecture adopts a pipeline structure and is...
Grzegorz Pastuszak
HPCC
2007
Springer
14 years 13 days ago
An Exploration of Performance Attributes for Symbolic Modeling of Emerging Processing Devices
Vector, emerging (homogenous and heterogeneous) multi-core and a number of accelerator processing devices potentially offer an order of magnitude speedup for scientific application...
Sadaf R. Alam, Nikhil Bhatia, Jeffrey S. Vetter
DAC
2007
ACM
14 years 15 days ago
A Probabilistic Approach to Model Resource Contention for Performance Estimation of Multi-featured Media Devices
The number of features that are supported in modern multimedia devices is increasing faster than ever. Estimating the performance of such applications when they are running on sha...
Akash Kumar, Bart Mesman, Henk Corporaal, Bart D. ...
DATE
2003
IEEE
92views Hardware» more  DATE 2003»
14 years 1 months ago
A Low Device Occupation IP to Implement Rijndael Algorithm
This work presents a soft IP description of Rijndael, the Advanced Encryption Standard (AES) of National Institute of Standards and Technology (NIST). This Rijndael implementation...
Alex Panato, Marcelo Barcelos, Ricardo Augusto da ...
AIRS
2010
Springer
13 years 6 months ago
Tuning Machine-Learning Algorithms for Battery-Operated Portable Devices
Machine learning algorithms in various forms are now increasingly being used on a variety of portable devices, starting from cell phones to PDAs. They often form a part of standard...
Ziheng Lin, Yan Gu, Samarjit Chakraborty