Sciweavers

805 search results - page 56 / 161
» Modeling the performance of algorithms on flash memory devic...
Sort
View
SAC
2004
ACM
14 years 2 months ago
Caching in Web memory hierarchies
Web cache replacement algorithms have received a lot of attention during the past years. Though none of the proposed algorithms deals efficiently with all the particularities of t...
Dimitrios Katsaros, Yannis Manolopoulos
CASES
2006
ACM
14 years 2 months ago
Memory optimization by counting points in integer transformations of parametric polytopes
Memory size reduction and memory accesses optimization are crucial issues for embedded systems. In the context of affine programs, these two challenges are classically tackled by ...
Rachid Seghir, Vincent Loechner
ANNS
2007
13 years 10 months ago
An improved architecture for cooperative and comparative neurons (CCNs) in neural network
The ability to store and retrieve information is critical in any type of neural network. In neural network, the memory particularly associative memory, can be defined as the one i...
Md. Kamrul Islam
HPCA
2006
IEEE
14 years 9 months ago
Completely verifying memory consistency of test program executions
An important means of validating the design of commercial-grade shared memory multiprocessors is to run a large number of pseudo-random test programs on them. However, when intent...
Chaiyasit Manovit, Sudheendra Hangal
ISPA
2004
Springer
14 years 2 months ago
HPL Performance Prevision to Intending System Improvement
HPL is a parallel Linpack benchmark package widely adopted in massive cluster system performance test. On HPL data layout among processors, a law to determine block size NB theoret...
Wenli Zhang, Mingyu Chen, Jianping Fan