Sciweavers

6229 search results - page 125 / 1246
» Models of Computation for Networks on Chip
Sort
View
MOBIHOC
2005
ACM
14 years 8 months ago
Modelling and performance analysis of the distributed scheduler in IEEE 802.16 mesh mode
Min Cao, Wenchao Ma, Qian Zhang, Xiaodong Wang, We...
SAC
2009
ACM
14 years 3 months ago
GTfold: a scalable multicore code for RNA secondary structure prediction
The prediction of the correct secondary structures of large RNAs is one of the unsolved challenges of computational molecular biology. Among the major obstacles is the fact that a...
Amrita Mathuriya, David A. Bader, Christine E. Hei...
SLIP
2006
ACM
14 years 3 months ago
The routability of multiprocessor network topologies in FPGAs
A fundamental difference between ASICs and FPGAs is that wires in ASICs are designed such that it matches the requirements of a particular design. Wire parameters such as: length...
Manuel Saldaña, Lesley Shannon, Paul Chow
IPOM
2009
Springer
14 years 3 months ago
A Network Optimization Model for Multi-layer IP/MPLS over OTN/DWDM Networks
The operational model for large Internet service providers is moving to a multi-layer architecture consisting of IP/MPLS coupled with OTN/DWDM. While there has been significant wo...
Iyad Katib, Deep Medhi
DAC
1994
ACM
14 years 1 months ago
Acyclic Multi-Way Partitioning of Boolean Networks
Acyclic partitioning on combinational boolean networks has wide range of applications, from multiple FPGA chip partitioning to parallel circuit simulation. In this paper, we prese...
Jason Cong, Zheng Li, Rajive Bagrodia