Sciweavers

6229 search results - page 167 / 1246
» Models of Computation for Networks on Chip
Sort
View
GLVLSI
2009
IEEE
131views VLSI» more  GLVLSI 2009»
14 years 3 months ago
Octilinear redistributive routing in bump arrays
This paper proposes a scheme for automatic re-distribution layer (RDL) routing, which is used in chip-package connections. Traditional RDL routing designs are mostly performed man...
Renshen Wang, Chung-Kuan Cheng
MOBIHOC
2009
ACM
14 years 1 months ago
A state-based battery model for nodes' lifetime estimation in wireless sensor networks
We address the problem of estimating the remaining energy of a node battery in wireless sensor networks. To solve this issue, we provide an on-line battery model that requires lim...
Joseph Rahmé, Khaldoun Al Agha
IPPS
2007
IEEE
14 years 3 months ago
J-Sim: An Integrated Environment for Simulation and Model Checking of Network Protocols
In this paper, we report our work [24, 26] on extending the J-Sim network simulator [13] to be an integrated environment for both simulation and model checking of network protocol...
Ahmed Sobeih, Mahesh Viswanathan, Darko Marinov, J...
CONCUR
2012
Springer
11 years 11 months ago
Avoiding Shared Clocks in Networks of Timed Automata
Networks of timed automata (NTA) are widely used to model distributed real-time systems. Quite often in the literature, the automata are allowed to share clocks. This is a problem ...
Sandie Balaguer, Thomas Chatain
LCN
2008
IEEE
14 years 3 months ago
Modeling of two-flow interactions under SINR model in Multi-hop Wireless Networks
—Carrier Sense Multiple Access (CSMA) protocols in Multi-hop Wireless Networks (MHWN) are known to suffer from different forms of the hidden and exposed terminal problems, leadin...
Saquib Razak, Nael B. Abu-Ghazaleh, Vinay Kolar