Sciweavers

6229 search results - page 246 / 1246
» Models of Computation for Networks on Chip
Sort
View
IPPS
2007
IEEE
15 years 11 months ago
Network-Oblivious Algorithms
The design of algorithms that can run unchanged yet efficiently on a variety of machines characterized by different degrees of parallelism and communication capabilities is a hig...
Gianfranco Bilardi, Andrea Pietracaprina, Geppino ...
IEEEPACT
2008
IEEE
15 years 11 months ago
Distributed cooperative caching
This paper presents the Distributed Cooperative Caching, a scalable and energy-efficient scheme to manage chip multiprocessor (CMP) cache resources. The proposed configuration is...
Enric Herrero, José González, Ramon ...
EDBT
2008
ACM
149views Database» more  EDBT 2008»
16 years 4 months ago
A probabilistic trust model for semantic peer to peer systems
Semantic peer to peer (P2P) systems are fully decentralized overlay networks of people or machines (called peers) sharing and searching varied resources (documents, videos, photos...
Gia Hien Nguyen, Philippe Chatalic, Marie-Christin...
IPPS
2006
IEEE
15 years 10 months ago
FPGA implementation of a license plate recognition SoC using automatically generated streaming accelerators
Modern FPGA platforms provide the hardware and software infrastructure for building a bus-based System on Chip (SoC) that meet the applications requirements. The designer can cust...
Nikolaos Bellas, Sek M. Chai, Malcolm Dwyer, Dan L...
VALUETOOLS
2006
ACM
236views Hardware» more  VALUETOOLS 2006»
15 years 10 months ago
The DISCO network calculator: a toolbox for worst case analysis
In this paper we describe the design, implementation, and analytical background of the DISCO Network Calculator. The DISCO Network Calculator is an open-source toolbox written in ...
Jens B. Schmitt, Frank A. Zdarsky