Sciweavers

6229 search results - page 35 / 1246
» Models of Computation for Networks on Chip
Sort
View
GLOBECOM
2009
IEEE
14 years 20 days ago
On-Chip Integrated Antenna Structures in CMOS for 60 GHz WPAN Systems
Abstract--This paper presents several on-chip antenna structures that may be fabricated with standard CMOS technology for use at millimeter wave frequencies. On-chip antennas for w...
Felix Gutierrez Jr., Kristen Parrish, Theodore S. ...
NIPS
1996
13 years 10 months ago
Analog VLSI Circuits for Attention-Based, Visual Tracking
A one-dimensional, visual tracking chip has been implemented using neuromorphic,analog VLSI techniques to modelselective visual attention in the control of saccadic and smooth pur...
Timothy K. Horiuchi, Tonia G. Morris, Christof Koc...
EUROPAR
2010
Springer
13 years 9 months ago
Optimized On-Chip-Pipelined Mergesort on the Cell/B.E
Abstract. Limited bandwidth to off-chip main memory is a performance bottleneck in chip multiprocessors for streaming computations, such as Cell/B.E., and this will become even mor...
Rikard Hultén, Christoph W. Kessler, Jö...