Sciweavers

6229 search results - page 52 / 1246
» Models of Computation for Networks on Chip
Sort
View
DSN
2005
IEEE
14 years 2 months ago
Model Checking Markov Reward Models with Impulse Rewards
Lucia Cloth, Joost-Pieter Katoen, Maneesh Khattri,...
MSWIM
2004
ACM
14 years 2 months ago
Experimental evaluation of wireless simulation assumptions
All analytical and simulation research on ad hoc wireless networks must necessarily model radio propagation using simplifying assumptions. Although it is tempting to assume that a...
David Kotz, Calvin C. Newport, Robert S. Gray, Jas...
JCP
2008
119views more  JCP 2008»
13 years 8 months ago
Performance Comparisons, Design, and Implementation of RC5 Symmetric Encryption Core using Reconfigurable Hardware
With the wireless communications coming to homes and offices, the need to have secure data transmission is of utmost importance. Today, it is important that information is sent con...
Omar S. Elkeelany, Adegoke Olabisi
CASES
2004
ACM
14 years 2 months ago
High-level power analysis for on-chip networks
As on-chip networks become prevalent in multiprocessor systemson-a-chip and multi-core processors, they will be an integral part of the design flow of such systems. With power in...
Noel Eisley, Li-Shiuan Peh
IPPS
2010
IEEE
13 years 6 months ago
Parallel external memory graph algorithms
In this paper, we study parallel I/O efficient graph algorithms in the Parallel External Memory (PEM) model, one of the private-cache chip multiprocessor (CMP) models. We study the...
Lars Arge, Michael T. Goodrich, Nodari Sitchinava