Sciweavers

6106 search results - page 1061 / 1222
» Modes for Software Architectures
Sort
View
111
Voted
ISLPED
2009
ACM
168views Hardware» more  ISLPED 2009»
15 years 10 months ago
A 60fps 496mW multi-object recognition processor with workload-aware dynamic power management
An energy efficient object recognition processor is proposed for real-time visual applications. Its energy efficiency is improved by lowering average power consumption while susta...
Joo-Young Kim, Seungjin Lee, Jinwook Oh, Minsu Kim...
103
Voted
IUCS
2009
ACM
15 years 10 months ago
Utilizing semantic equivalence classes of Japanese functional expressions in machine translation
This paper applied “Sandglass” machine translation architecture to the task of translating Japanese functional expressions into English. We employ the semantic equivalence cla...
Akiko Sakamoto, Takehito Utsuro, Suguru Matsuyoshi
121
Voted
MM
2009
ACM
217views Multimedia» more  MM 2009»
15 years 10 months ago
Streaming HD H.264 encoder on programmable processors
Programmable processors have great advantage over dedicated ASIC design under intense time-to-market pressure. However, realtime encoding of high-definition (HD) H.264 video (up t...
Nan Wu, Mei Wen, Wei Wu, Ju Ren, Huayou Su, Changq...
MOBIWAC
2009
ACM
15 years 10 months ago
MeshScan: fast and efficient handoff in IEEE802.11 mesh networks
Handoff delay is one of the major problems in Wireless Mesh Network (WMN) that needs to be solved in order to allow time-critical and real-time applications run continuously durin...
Yin Chen, Karol Kowalik, Mark Davis
161
Voted
SBCCI
2009
ACM
188views VLSI» more  SBCCI 2009»
15 years 10 months ago
Low-power inter-core communication through cache partitioning in embedded multiprocessors
We present an application-driven customization methodology for energy-efficient inter-core communication in embedded multiprocessors. The methodology leverages configurable cach...
Chenjie Yu, Xiangrong Zhou, Peter Petrov
« Prev « First page 1061 / 1222 Last » Next »