Sciweavers

150 search results - page 8 / 30
» Multi-Level Test Models for Embedded Systems
Sort
View
HIPEAC
2005
Springer
14 years 26 days ago
Power Aware External Bus Arbitration for System-on-a-Chip Embedded Systems
Abstract. Power efficiency has become a key design trade-off in embedded system designs. For system-on-a-chip embedded systems, an external bus interconnects embedded processor co...
Ke Ning, David R. Kaeli
IEEECIT
2010
IEEE
13 years 5 months ago
Introducing Hardware-in-Loop Concept to the Hardware/Software Co-design of Real-time Embedded Systems
—As the need for embedded systems to interact with other systems is growing fast, we see great opportunities in introducing the hardware-in-the-loop technique to the field of ha...
Dogan Fennibay, Arda Yurdakul, Alper Sen
LCTRTS
2009
Springer
14 years 2 months ago
Software transactional memory for multicore embedded systems
Embedded systems, like general-purpose systems, can benefit from parallel execution on a symmetric multicore platform. Unfortunately, concurrency issues present in general-purpos...
Jennifer Mankin, David R. Kaeli, John Ardini
TSE
2011
214views more  TSE 2011»
13 years 2 months ago
A Comparative Study of Software Model Checkers as Unit Testing Tools: An Industrial Case Study
—Conventional testing methods often fail to detect hidden flaws in complex embedded software such as device drivers or file systems. This deficiency incurs significant developmen...
Moonzoo Kim, Yunho Kim, Hotae Kim
ASPDAC
1995
ACM
111views Hardware» more  ASPDAC 1995»
13 years 11 months ago
A hardware-software co-simulator for embedded system design and debugging
One of the interesting problems in hardware-software co-design is that of debugging embedded software in conjunction with hardware. Currently, most software designers wait until a...
A. Ghosh, M. Bershteyn, R. Casley, C. Chien, A. Ja...