Sciweavers

222 search results - page 13 / 45
» Nested Loops Revisited
Sort
View
ASAP
2000
IEEE
125views Hardware» more  ASAP 2000»
13 years 12 months ago
High Level Modeling for Parallel Executions of Nested Loop Algorithms
High level modeling and (quantitative) performance analysis of signal processing systems requires high level models for the applications(algorithms) and the implementations (archi...
Ed F. Deprettere, Edwin Rijpkema, Paul Lieverse, B...
PPL
2000
65views more  PPL 2000»
13 years 7 months ago
Deriving Process Networks from Nested Loop Algorithms
Edwin Rijpkema, Ed F. Deprettere, Bart Kienhuis
ICS
1999
Tsinghua U.
13 years 11 months ago
An experimental evaluation of tiling and shackling for memory hierarchy management
On modern computers, the performance of programs is often limited by memory latency rather than by processor cycle time. To reduce the impact of memory latency, the restructuring ...
Induprakas Kodukula, Keshav Pingali, Robert Cox, D...