Sciweavers

128 search results - page 20 / 26
» Network Coding for Speedup in Switches
Sort
View
CF
2006
ACM
13 years 11 months ago
An efficient cache design for scalable glueless shared-memory multiprocessors
Traditionally, cache coherence in large-scale shared-memory multiprocessors has been ensured by means of a distributed directory structure stored in main memory. In this way, the ...
Alberto Ros, Manuel E. Acacio, José M. Garc...
WWW
2001
ACM
14 years 8 months ago
Integrating Software Agents into the HTTP Caching Infrastructure
Mobile software agents are an increasingly important programming model within the World Wide Web (WWW). Typically programmed in Java or another machine- independent language, the ...
Jesse Greenwald, Daniel Andresen
FPL
2005
Springer
226views Hardware» more  FPL 2005»
14 years 1 months ago
A Parallel MPEG-4 Encoder for FPGA Based Multiprocessor SoC
A parallel MPEG-4 Simple Profile encoder for FPGA based multiprocessor System-on-Chip (SOC) is presented. The goal is a computationally scalable framework independent of platform....
Olli Lehtoranta, Erno Salminen, Ari Kulmala, Marko...
ICCSA
2003
Springer
14 years 25 days ago
Parallel CLUSTAL W for PC Clusters
This paper presents a parallel version of CLUSTAL W, called pCLUSTAL. In contrast to the commercial SGI parallel Clustal, which requires an expensive shared memory SGI multiprocess...
James Cheetham, Frank K. H. A. Dehne, Sylvain Pitr...
PADS
1996
ACM
13 years 11 months ago
Experiments in Automated Load Balancing
One of the promises of parallelized discrete-event simulation is that it might provide significant speedups over sequential simulation. In reality, high performance cannot be achi...
Linda F. Wilson, David M. Nicol