Sciweavers

128 search results - page 24 / 26
» Network Coding for Speedup in Switches
Sort
View
ANCS
2007
ACM
13 years 11 months ago
Compiling PCRE to FPGA for accelerating SNORT IDS
Deep Payload Inspection systems like SNORT and BRO utilize regular expression for their rules due to their high expressibility and compactness. The SNORT IDS system uses the PCRE ...
Abhishek Mitra, Walid A. Najjar, Laxmi N. Bhuyan
FPGA
2010
ACM
232views FPGA» more  FPGA 2010»
13 years 7 months ago
High-throughput bayesian computing machine with reconfigurable hardware
We use reconfigurable hardware to construct a high throughput Bayesian computing machine (BCM) capable of evaluating probabilistic networks with arbitrary DAG (directed acyclic gr...
Mingjie Lin, Ilia Lebedev, John Wawrzynek
PAM
2004
Springer
14 years 29 days ago
Measurements and Laboratory Simulations of the Upper DNS Hierarchy
Given that the global DNS system, especially at the higher root and top-levels, experiences significant query loads, we seek to answer the following questions: (1) How does the ch...
Duane Wessels, Marina Fomenkov, Nevil Brownlee, Ki...
NTMS
2009
IEEE
14 years 2 months ago
Q-ESP: A QoS-Compliant Security Protocol to Enrich IPSec Framework
—IPSec is a protocol that allows to make secure connections between branch offices and allows secure VPN accesses. However, the efforts to improve IPSec are still under way; one ...
Mahmoud Mostafa, Anas Abou El Kalam, Christian Fra...
JVCIR
2007
140views more  JVCIR 2007»
13 years 7 months ago
Robust video streaming over wireless LANs using multiple description transcoding and prioritized retransmission
Video transport over wireless Local Area Networks (LANs) usually suffers from signal fading, noise interference, and network congestion, leading to time-varying packet loss rate ...
Chih-Ming Chen, Chia-Wen Lin, Hsiao-Cheng Wei, Yun...