Sciweavers

264 search results - page 14 / 53
» Network-on-Chip Architecture Exploration Framework
Sort
View
FLAIRS
2007
13 years 9 months ago
Memory-Prediction Framework for Pattern Recognition: Performance and Suitability of the Bayesian Model of Visual Cortex
This paper explores an inferential system for recognizing visual patterns. The system is inspired by a recent memoryprediction theory and models the high-level architecture of the...
Saulius Juozas Garalevicius
CAMP
2005
IEEE
13 years 9 months ago
Energy/Performance Evaluation of the Multithreaded Extension of a Multicluster VLIW Processor
Abstract— In this paper we address the problem of the architectural exploration from the energy/performance point of view of a VLIW processor for embedded systems. We also consid...
Domenico Barretta, Gianluca Palermo, Mariagiovanna...
ENTCS
2008
95views more  ENTCS 2008»
13 years 7 months ago
A Formal Framework for Interactive Agents
This paper proposes a formal framework and architecture for specification and analysis of interactive agents. The framework can be used to explore the design space, study features...
Carolyn L. Talcott
VLSISP
2008
134views more  VLSISP 2008»
13 years 7 months ago
Calibration of Abstract Performance Models for System-Level Design Space Exploration
ion of Abstract Performance Models for System-Level Design Space Exploration ANDY D. PIMENTEL, MARK THOMPSON, SIMON POLSTRA AND CAGKAN ERBAS Computer Systems Architecture Group, In...
Andy D. Pimentel, Mark Thompson, Simon Polstra, Ca...
CORR
2007
Springer
154views Education» more  CORR 2007»
13 years 7 months ago
Application of a design space exploration tool to enhance interleaver generation
This paper presents a methodology to efficiently explore the design space of communication adapters. In most digital signal processing (DSP) applications, the overall performance ...
Cyrille Chavet, Philippe Coussy, Pascal Urard, Eri...