Sciweavers

264 search results - page 24 / 53
» Network-on-Chip Architecture Exploration Framework
Sort
View
DAC
2005
ACM
14 years 8 months ago
Multilevel full-chip routing for the X-based architecture
As technology advances into the nanometer territory, the interconnect delay has become a first-order effect on chip performance. To handle this effect, the X-architecture has been...
Tsung-Yi Ho, Chen-Feng Chang, Yao-Wen Chang, Sao-J...
KSEM
2010
Springer
13 years 6 months ago
Autonomy: Life and Being
This paper uses robot experience to explore key concepts of autonomy, life and being. Unfortunately, there are no widely accepted definitions of autonomy, life or being. Using a ne...
Mary-Anne Williams
MIDDLEWARE
2004
Springer
14 years 26 days ago
Toward a standard ubiquitous computing framework
This paper surveys a variety of subsystems designed to be the building blocks from which sophisticated infrastructures for ubiquitous computing are assembled. Our experience shows...
Martin Modahl, Bikash Agarwalla, Gregory D. Abowd,...
DSD
2004
IEEE
129views Hardware» more  DSD 2004»
13 years 11 months ago
Functional Validation of Programmable Architectures
Validation of programmable architectures, consisting of processor cores, coprocessors, and memory subsystems, is one of the major bottlenecks in current Systemon-Chip design metho...
Prabhat Mishra, Nikil D. Dutt
INTERACT
2003
13 years 8 months ago
A Design System based on Architectural Representations
: A wide variety of drawing packages is available for architectural design. However, most of these systems are oriented to the production of final technical drawings, and only few ...
Sviataslau Pranovich, Jarke J. van Wijk