152 search results - page 15 / 31 » Neural Networks in Analog Hardware - Design and Implementati... |
ISCAS
2006
IEEE
14 years 1 months ago
2006
IEEE
Abstract— We present a simple silicon circuit for modelling voltagedependent ion channels found within neural cells, capturing both the gating particle’s sigmoidal activation (...
ICC
2007
IEEE
14 years 2 months ago
2007
IEEE
—Dirty paper code (DPC) can be used in a number of communication network applications; broadcast channels, multiuser interference channels and ISI channels to name a few. We stud...
ERSA
2009
13 years 5 months ago
2009
Medium-grain reconfigurable hardware (MGRH) architectures represent a hybrid between the versatility of a field programmable gate array (FPGA) and the computational power of a cust...
HYBRID
2011
Springer
12 years 7 months ago
2011
Springer
We investigate a state feedback Linear Quadratic Regulation problem with a constraint on the number of actuation signals that can be updated simultaneously. Such a constraint aris...
SBACPAD
2008
IEEE
14 years 2 months ago
2008
IEEE
This work presents an implementation of Neocognitron Neural Network, using a high performance computing architecture based on GPU (Graphics Processing Unit). Neocognitron is an ar...