Sciweavers

1732 search results - page 29 / 347
» New Challenges in Parallel Optimization
Sort
View
MASCOTS
2007
13 years 9 months ago
A Novel Flow Control Scheme for Best Effort Traffic in NoC Based on Source Rate Utility Maximization
—Advances in semiconductor technology, has enabled designers to put complex, massively parallel multiprocessor systems on a single chip. Network on Chip (NoC) that supports high ...
Mohammad Sadegh Talebi, Fahimeh Jafari, Ahmad Khon...
TROB
2002
112views more  TROB 2002»
13 years 7 months ago
SHaDe, a new 3-DOF haptic device
This paper presents a new type of haptic device using spherical geometry. The basic idea of haptic devices is to provide users with feedback information on the motion and/or force ...
Lionel Birglen, Clément Gosselin, Nicolas P...
ICA3PP
2005
Springer
14 years 1 months ago
Hierarchical Parallel Simulated Annealing and Its Applications
In this paper we propose a new parallelization scheme for Simulated Annealing — Hierarchical Parallel SA (HPSA). This new scheme features coarse-granularity in parallelization, d...
Shiming Xu, Wenguang Chen, Weimin Zheng, Tao Wang,...
PPOPP
2009
ACM
14 years 8 months ago
Exploiting global optimizations for openmp programs in the openuh compiler
The advent of new parallel architectures has increased the need for parallel optimizing compilers to assist developers in creating efficient code. OpenUH is a state-of-the-art opt...
Lei Huang, Deepak Eachempati, Marcus W. Hervey, Ba...
ICCAD
2008
IEEE
162views Hardware» more  ICCAD 2008»
14 years 4 months ago
MAPS: multi-algorithm parallel circuit simulation
— The emergence of multi-core and many-core processors has introduced new opportunities and challenges to EDA research and development. While the availability of increasing paral...
Xiaoji Ye, Wei Dong, Peng Li, Sani R. Nassif