Sciweavers

152 search results - page 18 / 31
» Noise considerations in circuit optimization
Sort
View
DAC
2007
ACM
14 years 8 months ago
Confidence Scalable Post-Silicon Statistical Delay Prediction under Process Variations
Due to increased variability trends in nanoscale integrated circuits, statistical circuit analysis has become essential. We present a novel method for post-silicon analysis that g...
Qunzeng Liu, Sachin S. Sapatnekar
ISCAS
2005
IEEE
124views Hardware» more  ISCAS 2005»
14 years 1 months ago
Timing-driven global routing with efficient buffer insertion
-- Timing optimization is an important goal of global routing in deep submicron era. To guarantee the timing performance of the circuit, merely adopting topology optimization becom...
Jingyu Xu, Xianlong Hong, Tong Jing
GECCO
2003
Springer
170views Optimization» more  GECCO 2003»
14 years 1 months ago
Hardware Evolution of Analog Speed Controllers for a DC Motor
Evolvable hardware provides the capability to evolve analog circuits to produce amplifier and filter functions. Conventional analog controller designs employ these same functions...
David A. Gwaltney, Michael I. Ferguson
ICMCS
2000
IEEE
221views Multimedia» more  ICMCS 2000»
14 years 5 days ago
Color Based Retrieval and Recognition
In content based retrieval, color indexing is one of the most prevalent retrieval methods. Two key problems in color indexing are (1) determination of the color space and (2) fin...
Nicu Sebe, Michael S. Lew
FPGA
2008
ACM
184views FPGA» more  FPGA 2008»
13 years 9 months ago
Mapping for better than worst-case delays in LUT-based FPGA designs
Current advances in chip design and manufacturing have allowed IC manufacturing to approach the nanometer range. As the feature size scales down, greater variability is experience...
Kirill Minkovich, Jason Cong