Sciweavers

339 search results - page 21 / 68
» Noise-tolerant dynamic circuit design
Sort
View
GLVLSI
2003
IEEE
185views VLSI» more  GLVLSI 2003»
14 years 3 months ago
Shielding effect of on-chip interconnect inductance
—Interconnect inductance introduces a shielding effect which decreases the effective capacitance seen by the driver of a circuit, reducing the gate delay. A model of the effectiv...
Magdy A. El-Moursy, Eby G. Friedman
HYBRID
2003
Springer
14 years 2 months ago
Hybrid Modelling and Control of Power Electronics
Switched circuits in power electronics by their nature present hybrid behavior. Such circuits can be described by a set of discrete states with associated continuous dynamics. A co...
Matthew Senesky, Gabriel Eirea, Tak-John Koo
DAC
2002
ACM
14 years 10 months ago
Dynamic hardware plugins in an FPGA with partial run-time reconfiguration
Tools and a design methodology have been developed to support partial run-time reconfiguration of FPGA logic on the Field Programmable Port Extender. High-speed Internet packet pr...
Edson L. Horta, John W. Lockwood, David E. Taylor,...
IJBC
2006
49views more  IJBC 2006»
13 years 9 months ago
Bifurcation Analysis of a Circuit-Related Generalization of the Shipmap
In this paper a three-parameter bifurcation analysis of a piecewise-affine map is carried out. Such a map derives from a well-known map which has good features from its circuit im...
Federico Bizzarri, Marco Storace, Laura Gardini
ICCAD
2007
IEEE
131views Hardware» more  ICCAD 2007»
14 years 6 months ago
Low-overhead design technique for calibration of maximum frequency at multiple operating points
— Determination of maximum operating frequencies (Fmax) during manufacturing test at different operating voltages is required to: (a) to ensure that, for a Dynamic Voltage and Fr...
Somnath Paul, Sivasubramaniam Krishnamurthy, Hamid...