Sciweavers

36 search results - page 2 / 8
» OBIG: the Architecture of an Output Buffered Switch with Inp...
Sort
View
ENGL
2008
75views more  ENGL 2008»
13 years 7 months ago
The Performance of the Output Signal of Micro Switch Group Sensor (MSGS)
The strength of Micro Systems Technology (MST) is the ability to fabricate a large number of small devices economically. However such devices tend to have errors caused by the vari...
K. Nishiyama, M. C. L. Ward
INFOCOM
2000
IEEE
13 years 11 months ago
On the Stability of Input-Buffer Cell Switches with Speed-Up
— We consider cell-based switch architectures, whose internal switching matrix does not provide enough speed to avoid input buffering. These architectures require a scheduling al...
Marco Ajmone Marsan, Emilio Leonardi, Marco Mellia...
HOTI
2002
IEEE
14 years 9 days ago
A Four-Terabit Single-Stage Packet Switch with Large Round-Trip Time Support
We present the architecture and practical VLSI implementation of a 4-Tb/s single-stage switch. It is based on a combined input- and crosspoint-queued structure with virtual output...
François Abel, Cyriel Minkenberg, Ronald P....
IPPS
1998
IEEE
13 years 11 months ago
HIPIQS: A High-Performance Switch Architecture Using Input Queuing
Switch-based interconnects are used in a number of application domains including parallel system interconnects, local area networks, and wide area networks. However, very few swit...
Rajeev Sivaram, Craig B. Stunkel, Dhabaleswar K. P...
ISCC
2008
IEEE
14 years 1 months ago
A Partially Buffered Crossbar packet switching architecture and its scheduling
The crossbar fabric is widely used as the interconnect of high-performance packet switches due to its low cost and scalability. There are two main variants of the crossbar fabric:...
Lotfi Mhamdi