Sciweavers

3224 search results - page 506 / 645
» On Checking Model Checkers
Sort
View
DATE
2004
IEEE
174views Hardware» more  DATE 2004»
14 years 1 months ago
Graph-Based Functional Test Program Generation for Pipelined Processors
Functional verification is widely acknowledged as a major bottleneck in microprocessor design. While early work on specification driven functional test program generation has prop...
Prabhat Mishra, Nikil Dutt
DDECS
2006
IEEE
146views Hardware» more  DDECS 2006»
14 years 1 months ago
Automatic Identification of Timing Anomalies for Cycle-Accurate Worst-Case Execution Time Analysis
Abstract-- Hard real-time systems need methods to determine upper bounds for their execution times, usually called worst-case execution times. Timing anomalies are counterintuitive...
Jochen Eisinger, Ilia Polian, Bernd Becker, Alexan...
ECOWS
2006
Springer
14 years 1 months ago
Verifying Correctness of Web Services Choreography
This paper is about Web services used in distributed, inter-organizational business cooperation (choreography). In this application scenario, we have a multipart functional conven...
Tarek Melliti, Céline Boutrous-Saab, Sylvai...
FORMATS
2006
Springer
14 years 1 months ago
Timed Alternating-Time Temporal Logic
We add freeze quantifiers to the game logic ATL in order to specify real-time objectives for games played on timed structures. We define the semantics of the resulting logic TATL b...
Thomas A. Henzinger, Vinayak S. Prabhu
ACSD
2001
IEEE
134views Hardware» more  ACSD 2001»
14 years 1 months ago
Embedding Imperative Synchronous Languages in Interactive Theorem Provers
We present a new way to define the semantics of imperative synchronous languages by means of separating the control and the data flow. The control flow is defined by predicates th...
Klaus Schneider