Sciweavers

19986 search results - page 3894 / 3998
» On Designing Software Architectures
Sort
View
FPGA
2004
ACM
163views FPGA» more  FPGA 2004»
13 years 12 months ago
Time and area efficient pattern matching on FPGAs
Pattern matching for network security and intrusion detection demands exceptionally high performance. Much work has been done in this field, and yet there is still significant roo...
Zachary K. Baker, Viktor K. Prasanna
CAISE
2003
Springer
13 years 12 months ago
Time Related Factors of Data Accuracy, Completeness, and Currency in Multi-Channel Information Systems
Multi-channel information systems involve data redundancy, which, in turn, requires the implementation of synchronization mechanisms among overlapping databases. This need for peri...
Cinzia Cappiello, Chiara Francalanci, Barbara Pern...
NGC
2000
Springer
13 years 11 months ago
The use of hop-limits to provide survivable ATM group communications
We examine the use of a hop-limit constraint with techniques to provide survivability for connection-oriented ATM group communications. A hop-limit constraint is an approach that ...
William Yurcik, David Tipper, Deep Medhi
ADBIS
1995
Springer
155views Database» more  ADBIS 1995»
13 years 11 months ago
The MaStA I/O Cost Model and its Validation Strategy
Crash recovery in database systems aims to provide an acceptable level of protection from failure at a given engineering cost. A large number of recovery mechanisms are known, and...
S. Scheuerl, Richard C. H. Connor, Ronald Morrison...
SPAA
1995
ACM
13 years 11 months ago
Accounting for Memory Bank Contention and Delay in High-Bandwidth Multiprocessors
For years, the computation rate of processors has been much faster than the access rate of memory banks, and this divergence in speeds has been constantly increasing in recent yea...
Guy E. Blelloch, Phillip B. Gibbons, Yossi Matias,...
« Prev « First page 3894 / 3998 Last » Next »