Sciweavers

2658 search results - page 10 / 532
» On efficient balanced codes
Sort
View
FPL
2000
Springer
124views Hardware» more  FPL 2000»
14 years 20 days ago
Balancing Logic Utilization and Area Efficiency in FPGAs
Abstract. In this paper we outline a procedure to determine appropriate partitioning of programmable logic and interconnect area to minimize overall device area across a broad rang...
Russell Tessier, Heather Giza