Sciweavers

305 search results - page 42 / 61
» On modeling top-down VLSI design
Sort
View
FCCM
2009
IEEE
171views VLSI» more  FCCM 2009»
14 years 2 months ago
Accelerating SPICE Model-Evaluation using FPGAs
—Single-FPGA spatial implementations can provide an order of magnitude speedup over sequential microprocessor implementations for data-parallel, floating-point computation in SP...
Nachiket Kapre, André DeHon
FCCM
2006
IEEE
100views VLSI» more  FCCM 2006»
14 years 1 months ago
Enabling a Uniform Programming Model Across the Software/Hardware Boundary
In this paper, we present hthreads, a unifying programming model for specifying application threads running within a hybrid CPU/FPGA system. Threads are specified from a single p...
Erik Anderson, Jason Agron, Wesley Peck, Jim Steve...
BIOSYSTEMS
2007
90views more  BIOSYSTEMS 2007»
13 years 7 months ago
Directional hearing in a silicon cricket
10 Phonotaxis is the ability to orient towards or away from sound sources. Crickets can locate conspecifics by phonotaxis to the calling (mating) song they produce, and can evade ...
Richard E. Reeve, André van Schaik, Craig T...
DFT
2008
IEEE
138views VLSI» more  DFT 2008»
14 years 1 months ago
Exploring Density-Reliability Tradeoffs on Nanoscale Substrates: When do smaller less reliable devices make sense?
It is widely recognized that device and interconnect fabrics at the nanoscale will be characterized by an increased susceptibility to transient faults. This appears to be intrinsi...
Andrey V. Zykov, Gustavo de Veciana
FCCM
2005
IEEE
107views VLSI» more  FCCM 2005»
14 years 1 months ago
Simplifying the Integration of Processing Elements in Computing Systems Using a Programmable Controller
As technology sizes decrease and die area increases, designers are creating increasingly complex computing systems using FPGAs. To reduce design time for new products, the reuse o...
Lesley Shannon, Paul Chow