Sciweavers

33 search results - page 4 / 7
» On reliable modular testing with vulnerable test access mech...
Sort
View
SC
2009
ACM
14 years 1 months ago
Flexible cache error protection using an ECC FIFO
We present ECC FIFO, a mechanism enabling two-tiered last-level cache error protection using an arbitrarily strong tier-2 code without increasing on-chip storage. Instead of addin...
Doe Hyun Yoon, Mattan Erez
SISW
2005
IEEE
14 years 14 days ago
Towards Protecting Sensitive Files in a Compromised System
Protecting sensitive files from a compromised system helps administrator to thwart many attacks, discover intrusion trails, and fast restore the system to a safe state. However, ...
Xin Zhao, Kevin Borders, Atul Prakash
FPGA
2007
ACM
124views FPGA» more  FPGA 2007»
13 years 10 months ago
Efficient hardware checkpointing: concepts, overhead analysis, and implementation
Progress in reconfigurable hardware technology allows the implementation of complete SoCs in today's FPGAs. In the context design for reliability, software checkpointing is a...
Dirk Koch, Christian Haubelt, Jürgen Teich
ACSAC
2004
IEEE
13 years 10 months ago
Tracing the Root of "Rootable" Processes
In most existing systems, the authorization check for system resource access is based on the user ID of the running processes. Such systems are vulnerable to password stealing/cra...
Amit Purohit, Vishnu Navda, Tzi-cker Chiueh
PASTE
2010
ACM
13 years 10 months ago
The RoadRunner dynamic analysis framework for concurrent programs
ROADRUNNER is a dynamic analysis framework designed to facilitate rapid prototyping and experimentation with dynamic analyses for concurrent Java programs. It provides a clean API...
Cormac Flanagan, Stephen N. Freund