Sciweavers

166 search results - page 29 / 34
» On the Feasibility of Bandwidth Detouring
Sort
View
ISPASS
2006
IEEE
14 years 1 months ago
Automatic testcase synthesis and performance model validation for high performance PowerPC processors
The latest high-performance IBM PowerPC microprocessor, the POWER5 chip, poses challenges for performance model validation. The current stateof-the-art is to use simple hand-coded...
Robert H. Bell Jr., Rajiv R. Bhatia, Lizy K. John,...
RTSS
2005
IEEE
14 years 1 months ago
Building Robust Wireless LAN for Industrial Control with DSSS-CDMA Cellphone Network Paradigm
Deploying Wireless LAN for Industrial Control (ICWLAN) has many benefits, such as mobility, low deployment cost and ease of reconfiguration. However, the top concern is robustne...
Qixin Wang, Xue Liu, Weiqun Chen, Wenbo He, Marco ...
ICS
2005
Tsinghua U.
14 years 1 months ago
Improved automatic testcase synthesis for performance model validation
Performance simulation tools must be validated during the design process as functional models and early hardware are developed, so that designers can be sure of the performance of...
Robert H. Bell Jr., Lizy Kurian John
SENSYS
2004
ACM
14 years 1 months ago
TinySec: a link layer security architecture for wireless sensor networks
We introduce TinySec, the first fully-implemented link layer security architecture for wireless sensor networks. In our design, we leverage recent lessons learned from design vul...
Chris Karlof, Naveen Sastry, David Wagner
GI
2004
Springer
14 years 1 months ago
A Low-Cost Solution for Frequent Symmetric Key Exchange in Ad-hoc Networks
: Next to authentication, secure key exchange is considered the most critical and complex issue regarding ad-hoc network security. We present a low-cost, (i.e. low hardware-complex...
Markus Volkmer, Sebastian Wallner