Sciweavers

213 search results - page 17 / 43
» On the Many Faces of Block Codes
Sort
View
PEPM
2009
ACM
15 years 7 months ago
Static Consistency Checking for Verilog Wire Interconnects
The Verilog hardware description language has padding semantics that allow designers to write descriptions where wires of different bit widths can be interconnected. However, many ...
Cherif Salama, Gregory Malecha, Walid Taha, Jim Gr...
DSN
2006
IEEE
14 years 1 months ago
Dependability Analysis of Virtual Memory Systems
Recent research has shown that even modern hard disks have complex failure modes that do not conform to “failstop” operation. Disks exhibit partial failures like block access ...
Lakshmi N. Bairavasundaram, Andrea C. Arpaci-Dusse...
DNA
2005
Springer
117views Bioinformatics» more  DNA 2005»
14 years 1 months ago
Simple Operations for Gene Assembly
Abstract. The intramolecular model for gene assembly in ciliates considers three operations, ld, hi, and dlad that can assemble any gene pattern through folding and recombination: ...
Tero Harju, Ion Petre, Vladimir Rogojin, Grzegorz ...
DAM
2008
75views more  DAM 2008»
13 years 7 months ago
Patterns of simple gene assembly in ciliates
The intramolecular model for gene assembly in ciliates considers three operations, ld, hi, and dlad that can assemble any gene pattern through folding and recombination: the molec...
Tero Harju, Ion Petre, Vladimir Rogojin, Grzegorz ...
FMSD
2007
133views more  FMSD 2007»
13 years 7 months ago
Static priority scheduling of event-triggered real-time embedded systems
Real-time embedded systems are often specified as a collection of independent tasks, each generating a sequence of event-triggered code blocks, and the scheduling in this domain ...
Cagkan Erbas, Andy D. Pimentel, Selin Cerav-Erbas