Sciweavers

36 search results - page 3 / 8
» On the Power of Bitslice Implementation on Intel Core2 Proce...
Sort
View
SP
2009
IEEE
143views Security Privacy» more  SP 2009»
14 years 3 months ago
Practical Mitigations for Timing-Based Side-Channel Attacks on Modern x86 Processors
—This paper studies and evaluates the extent to which automated compiler techniques can defend against timing-based side-channel attacks on modern x86 processors. We study how mo...
Bart Coppens, Ingrid Verbauwhede, Koen De Bosscher...
ARC
2009
Springer
241views Hardware» more  ARC 2009»
14 years 3 months ago
Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm
As the need for information security increases in our everyday life, the job of encoding/decoding for secure information delivery becomes a critical issue in data network systems. ...
Jaeyoung Yi, Karam Park, Joonseok Park, Won Woo Ro
FPGA
2010
ACM
197views FPGA» more  FPGA 2010»
13 years 12 months ago
A 3d-audio reconfigurable processor
Various multimedia communication systems based on 3DAudio algorithms have been proposed by researchers from the acoustic data processing domain. However, all systems reported in t...
Dimitris Theodoropoulos, Georgi Kuzmanov, Georgi G...
DEBS
2010
ACM
14 years 13 days ago
Evaluation of streaming aggregation on parallel hardware architectures
We present a case study parallelizing streaming aggregation on three different parallel hardware architectures. Aggregation is a performance-critical operation for data summarizat...
Scott Schneider, Henrique Andrade, Bugra Gedik, Ku...
LCN
2005
IEEE
14 years 2 months ago
Implementation and Performance Analysis of a Packet Scheduler on a Programmable Network Processor
— The problem of achieving fairness in the allocation of the bandwidth resource on a link shared by multiple flows of traffic has been extensively researched over the last deca...
Fariza Sabrina, Salil S. Kanhere, Sanjay Jha