Sciweavers

131 search results - page 23 / 27
» On the k-additive Core of Capacities
Sort
View
SIGCOMM
2009
ACM
14 years 1 months ago
BCube: a high performance, server-centric network architecture for modular data centers
This paper presents BCube, a new network architecture specifically designed for shipping-container based, modular data centers. At the core of the BCube architecture is its serve...
Chuanxiong Guo, Guohan Lu, Dan Li, Haitao Wu, Xuan...
INFOCOM
2008
IEEE
14 years 1 months ago
Delay Tolerant Collaborations among Campus-Wide Wireless Users
Abstract—The ubiquitous deployment of wireless LAN networks are allowing students to embrace laptops as their preferred computing platform. We investigated the viability of build...
Xuwen Yu, Surendar Chandra
NOMS
2008
IEEE
175views Communications» more  NOMS 2008»
14 years 1 months ago
Analysis of application performance and its change via representative application signatures
Abstract—Application servers are a core component of a multitier architecture that has become the industry standard for building scalable client-server applications. A client com...
Ningfang Mi, Ludmila Cherkasova, Kivanc M. Ozonat,...
RSP
2007
IEEE
143views Control Systems» more  RSP 2007»
14 years 1 months ago
Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs
Multiprocessor Systems-on-Chip (MPSoCs) is a trend in VLSI design, since they minimize the “design crisis” (gap between silicon technology and actual SoC design capacity) and ...
Ewerson Carvalho, Ney Calazans, Fernando Moraes
ISCA
2005
IEEE
181views Hardware» more  ISCA 2005»
14 years 1 months ago
Adaptive Mechanisms and Policies for Managing Cache Hierarchies in Chip Multiprocessors
With the ability to place large numbers of transistors on a single silicon chip, manufacturers have begun developing chip multiprocessors (CMPs) containing multiple processor core...
Evan Speight, Hazim Shafi, Lixin Zhang, Ramakrishn...