Sciweavers

131 search results - page 6 / 27
» On the k-additive Core of Capacities
Sort
View
IPCCC
2007
IEEE
14 years 1 months ago
Memory Performance and Scalability of Intel's and AMD's Dual-Core Processors: A Case Study
As Chip Multiprocessor (CMP) has become the mainstream in processor architectures, Intel and AMD have introduced their dual-core processors to the PC market. In this paper, perfor...
Lu Peng, Jih-Kwon Peir, Tribuvan K. Prakash, Yen-K...
CN
2010
130views more  CN 2010»
13 years 4 months ago
CoreCast: How core/edge separation can help improving inter-domain live streaming
The rapid growth of broadband access has popularized multimedia services, which nowadays contribute to a large part of Internet traffic. Among this content, the broadcasting of li...
Loránd Jakab, Albert Cabellos-Aparicio, Tho...
ISCA
2005
IEEE
90views Hardware» more  ISCA 2005»
14 years 1 months ago
Optimizing Replication, Communication, and Capacity Allocation in CMPs
Chip multiprocessors (CMPs) substantially increase capacity pressure on the on-chip memory hierarchy while requiring fast access. Neither private nor shared caches can provide bot...
Zeshan Chishti, Michael D. Powell, T. N. Vijaykuma...
VTC
2006
IEEE
159views Communications» more  VTC 2006»
14 years 1 months ago
Improving VoIP Call Capacity of Multi-Hop Wireless Networks through Self-Controlled Frame Aggregation
— In multi-hop wireless networks, the number of supportable VoIP calls can be surprisingly small due to the increased spatial interference. To mitigate the interference, voice fr...
Sangki Yun, Hyogon Kim, Heejo Lee, Inhye Kang
WWW
2006
ACM
14 years 8 months ago
Estimating required recall for successful knowledge acquisition from the web
Information on the Web is not only abundant but also redundant. This redundancy of information has an important consequence on the relation between the recall of an information ga...
Wolfgang Gatterbauer