Sciweavers

229 search results - page 15 / 46
» On-Chip Test Generation Using Linear Subspaces
Sort
View
ICDE
2011
IEEE
220views Database» more  ICDE 2011»
12 years 11 months ago
Generating test data for killing SQL mutants: A constraint-based approach
—Complex SQL queries are widely used today, but it is rather difficult to check if a complex query has been written correctly. Formal verification based on comparing a specifi...
Shetal Shah, S. Sudarshan, Suhas Kajbaje, Sandeep ...
CODES
2005
IEEE
14 years 1 months ago
An integer linear programming approach for identifying instruction-set extensions
This paper presents an Integer Linear Programming (ILP) approach to the instruction-set extension identification problem. An algorithm that iteratively generates and solves a set...
Kubilay Atasu, Günhan Dündar, Can C. &Ou...
APCCAS
2006
IEEE
206views Hardware» more  APCCAS 2006»
13 years 11 months ago
On the Properties And Design of Stable IIR Transfer Functions Generated Using Fibonnaci Numbers
This paper considers z-domain transfer functions whose denominator polynomial possesses the property that the coefficient of zi is greater than the coefficient of zi-1 . Such trans...
Christian S. Gargour, Venkat Ramachandran, Ravi P....
IASTEDSE
2004
13 years 9 months ago
A symbolic Java virtual machine for test case generation
Quality management is becoming a more and more important part of the software development process. As software testing is currently understood as the core function of the quality ...
Roger A. Müller, Christoph Lembeck, Herbert K...
ISCAS
2005
IEEE
100views Hardware» more  ISCAS 2005»
14 years 1 months ago
A test strategy for time-to-digital converters using dynamic element matching and dithering
This work presents a cost-effective test structure that is applicable to built-in self-test of time-to-digital converters (TDCs). The proposed structure uses deterministic dynamic ...
Wenbo Liu, Hanqing Xing, Le Jin, Randall L. Geiger...