Sciweavers

411 search results - page 57 / 83
» On-line Network Synthesis
Sort
View
ICCD
2006
IEEE
128views Hardware» more  ICCD 2006»
14 years 4 months ago
Polaris: A System-Level Roadmap for On-Chip Interconnection Networks
Technology trends are driving parallel on-chip architectures in the form of multi-processor systems-on-a-chip (MPSoCs) and chip multi-processors (CMPs). In these systems the incre...
Vassos Soteriou, Noel Eisley, Hangsheng Wang, Bin ...
NOCS
2007
IEEE
14 years 2 months ago
NoC Design and Implementation in 65nm Technology
As embedded computing evolves towards ever more powerful architectures, the challenge of properly interconnecting large numbers of on-chip computation blocks is becoming prominent...
Antonio Pullini, Federico Angiolini, Paolo Meloni,...
HICSS
2008
IEEE
167views Biometrics» more  HICSS 2008»
14 years 2 months ago
An Operational Framework for Service Oriented Architecture Network Security
: This study proposes a new operational framework for Service Oriented Architecture (SOA) network security. It seeks to characterize the current state of practices in SOA network s...
Robert Bunge, Sam Chung, Barbara Endicott-Popovsky...
BROADNETS
2004
IEEE
13 years 11 months ago
A Distributed Mobile Backbone Formation Algorithm for Wireless Ad Hoc Networks
In this paper, we present a novel fully distributed version of a Mobile Backbone Network Topology Synthesis Algorithm (MBN-TSA) for constructing and maintaining a dynamic backbone...
Laura Huei-jiun Ju, Izhak Rubin, Kevin Ni, Christo...
MCMASTER
1993
13 years 11 months ago
A Systolizing Compilation Scheme for Nested Loops with Linear Bounds
With the recent advances in massively parallel programmable processor networks, methods for the infusion of massive MIMD parallelism into programs have become increasingly relevant...
Michael Barnett, Christian Lengauer