Sciweavers

3373 search results - page 107 / 675
» Operating Systems for FPGA Based Computers and Their Memory
Sort
View
PPOPP
2009
ACM
14 years 3 months ago
NePalTM: design and implementation of nested parallelism for transactional memory systems
Abstract. Transactional memory (TM) promises to simplify construction of parallel applications by allowing programmers to reason about interactions between concurrently executing c...
Haris Volos, Adam Welc, Ali-Reza Adl-Tabatabai, Ta...
PDP
2002
IEEE
14 years 1 months ago
A Hardware-Accelerated Novel IR System
AURA (Advanced Uncertain Reasoning Architecture) is a generic family of techniques and implementations intended for high-speed approximate search and match operations on large uns...
Michael Weeks, Victoria J. Hodge, Jim Austin
MHCI
2009
Springer
14 years 2 months ago
Automatic mobile menu customization based on user operation history
Mobile devices are becoming more and more difficult to use due to the sheer number of functions now supported. In this paper, we propose a menu customization system that ranks fun...
Yusuke Fukazawa, Mirai Hara, Masashi Onogi, Hideto...
ICDCN
2012
Springer
12 years 3 months ago
Lifting the Barriers - Reducing Latencies with Transparent Transactional Memory
Synchronization in distributed systems is expensive because, in general, threads must stall to obtain a lock or to operate on volatile data. Transactional memory, on the other hand...
Annette Bieniusa, Thomas Fuhrmann
SIGMETRICS
1996
ACM
118views Hardware» more  SIGMETRICS 1996»
14 years 9 days ago
Integrating Performance Monitoring and Communication in Parallel Computers
A large and increasing gap exists between processor and memory speeds in scalable cache-coherent multiprocessors. To cope with this situation, programmers and compiler writers mus...
Margaret Martonosi, David Ofelt, Mark Heinrich