Sciweavers

3373 search results - page 81 / 675
» Operating Systems for FPGA Based Computers and Their Memory
Sort
View
FPGA
2005
ACM
195views FPGA» more  FPGA 2005»
14 years 1 months ago
Sparse Matrix-Vector multiplication on FPGAs
Floating-point Sparse Matrix-Vector Multiplication (SpMXV) is a key computational kernel in scientific and engineering applications. The poor data locality of sparse matrices sig...
Ling Zhuo, Viktor K. Prasanna
CASES
2009
ACM
13 years 11 months ago
A fault tolerant cache architecture for sub 500mV operation: resizable data composer cache (RDC-cache)
In this paper we introduce Resizable Data Composer-Cache (RDC-Cache). This novel cache architecture operates correctly at sub 500 mV in 65 nm technology tolerating large number of...
Avesta Sasan, Houman Homayoun, Ahmed M. Eltawil, F...
EGC
2005
Springer
14 years 1 months ago
Optimizing Grid Application Setup Using Operating System Mobility
This paper is about optimizing Grid application setup by allowing a user to configure a Grid application on her own PC and thereafter migrating the entire application onto the Gri...
Jacob Gorm Hansen, Eric Jul
ICS
2009
Tsinghua U.
14 years 2 months ago
Computer generation of fast fourier transforms for the cell broadband engine
The Cell BE is a multicore processor with eight vector accelerators (called SPEs) that implement explicit cache management through direct memory access engines. While the Cell has...
Srinivas Chellappa, Franz Franchetti, Markus P&uum...
JCNS
2008
78views more  JCNS 2008»
13 years 6 months ago
A computational study of synaptic mechanisms of partial memory transfer in cerebellar vestibulo-ocular-reflex learning
There is a debate regarding whether motor memory is stored in the cerebellar cortex, or the cerebellar nuclei, or both. Memory may be acquired in the cortex and then be transferred...
Naoki Masuda, Shun-ichi Amari