Sciweavers

452 search results - page 55 / 91
» Optimal Message-Passing for Data Coherency in Distributed Ar...
Sort
View
GECCO
2007
Springer
207views Optimization» more  GECCO 2007»
14 years 1 months ago
A data parallel approach to genetic programming using programmable graphics hardware
In recent years the computing power of graphics cards has increased significantly. Indeed, the growth in the computing power of these graphics cards is now several orders of magn...
Darren M. Chitty
IPPS
2003
IEEE
14 years 27 days ago
ECO: An Empirical-Based Compilation and Optimization System
In this paper, we describe a compilation system that automates much of the process of performance tuning that is currently done manually by application programmers interested in h...
Nastaran Baradaran, Jacqueline Chame, Chun Chen, P...
CN
2002
77views more  CN 2002»
13 years 7 months ago
Architecture of a Web server accelerator
We describe the design, implementation and performance of a high-performance Web server accelerator which runs on an embedded operating system and improves Web server performance ...
Junehwa Song, Arun Iyengar, Eric Levy-Abegnoli, Da...
MOBICOM
2006
ACM
14 years 1 months ago
Wide area ocean networks: architecture and system design considerations
Wide area ocean networks for monitoring and scientific exploratory purposes are in various stages of design; smallscale networks are already in various stages of deployment and te...
Sumit Roy, Payman Arabshahi, Dan Rouseff, Warren L...
ICCAD
2005
IEEE
98views Hardware» more  ICCAD 2005»
14 years 1 months ago
An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems
— This paper presents an architecture and a wrapper synthesis approach for the design of multi-clock systems-on-chips. We build upon the initial work on multi-clock latency-insen...
Ankur Agiwal, Montek Singh