Sciweavers

166 search results - page 29 / 34
» Optimal System-on-Chip Test Scheduling
Sort
View
ICPP
1998
IEEE
14 years 23 days ago
High-Level Information - An Approach for Integrating Front-End and Back-End Compilers
We propose a new universal High-Level Information (HLI) format to effectively integrate front-end and back-end compilers by passing front-end information to the back-end compiler....
Sangyeun Cho, Jenn-Yuan Tsai, Yonghong Song, Bixia...
JAIR
2006
87views more  JAIR 2006»
13 years 8 months ago
Fault Tolerant Boolean Satisfiability
A -model is a satisfying assignment of a Boolean formula for which any small alteration, such as a single bit flip, can be repaired by flips to some small number of other bits, yi...
Amitabha Roy
GLVLSI
2010
IEEE
156views VLSI» more  GLVLSI 2010»
14 years 1 months ago
A multi-level approach to reduce the impact of NBTI on processor functional units
NBTI is one of the most important silicon reliability problems facing processor designers today. The impact of NBTI can be mitigated at both the circuit and microarchitecture leve...
Taniya Siddiqua, Sudhanva Gurumurthi
WSC
2007
13 years 10 months ago
Simulation tool for manpower forecast loading and resource leveling
Large scale / mega projects are lengthy complex endeavors that require significant planning by management, engineers and construction personnel to ensure the success of the projec...
Mikhail Hanna, Janaka Y. Ruwanpura
WSC
2007
13 years 10 months ago
Simulation of adaptive project management analytics
Typically, IT projects are delivered over-budget and behind schedule. In this paper, we explore the effects of common project management practices that contribute to these problem...
Léa Amandine Deleris, Sugato Bagchi, Shubir...