Sciweavers

862 search results - page 3 / 173
» Optimal task placement to improve cache performance
Sort
View
ESTIMEDIA
2008
Springer
13 years 10 months ago
A framework for memory-aware multimedia application mapping on chip-multiprocessors
The relentless increase in multimedia embedded system application requirements as well as improvements in IC design technology have motivated the deployment of chip multiprocessor ...
Luis Angel D. Bathen, Nikil D. Dutt, Sudeep Pasric...
CLUSTER
2003
IEEE
14 years 1 months ago
Improving Performance of a Dynamic Load Balancing System by Using Number of Effective Tasks
Efficient resource usage is a key to achieving better performance in cluster systems. Previously, most research in this area has focused on balancing the load of each node to use...
Min Choi, Jung-Lok Yu, Hojoong Kim, Seung Ryoul Ma...
ASPLOS
1998
ACM
14 years 23 days ago
Cache-Conscious Data Placement
As the gap between memory and processor speeds continues to widen, cache efficiency is an increasingly important component of processor performance. Compiler techniques have been...
Brad Calder, Chandra Krintz, Simmi John, Todd M. A...
ICCD
2007
IEEE
212views Hardware» more  ICCD 2007»
14 years 5 months ago
Analytical thermal placement for VLSI lifetime improvement and minimum performance variation
DSM and nanometer VLSI designs are subject to an increasingly significant thermal effect on VLSI circuit lifetime and performance variation, which can be effectively subdued by V...
Andrew B. Kahng, Sung-Mo Kang, Wei Li, Bao Liu
TC
2002
13 years 8 months ago
Coordinated En-Route Web Caching
Web caching is an important technique for reducing Internet access latency, network traffic, and server load. This paper investigates cache management strategies for en-route web ...
Xueyan Tang, Samuel T. Chanson