Sciweavers

155 search results - page 16 / 31
» Optimizations for a Highly Cost-Efficient Programmable Logic...
Sort
View
ISSA
2004
13 years 8 months ago
High Data Rate 8-Bit Crypto Processor
This paper describes a high data rate 8-bit Crypto Processor based on Advanced Encryption Standard (Rijndael algorithm). Though the algorithm requires 32-bit wide data path but ou...
Sheikh Muhammad Farhan
FPL
2004
Springer
101views Hardware» more  FPL 2004»
14 years 22 days ago
Automatic Creation of Reconfigurable PALs/PLAs for SoC
Many System-on-a-Chip devices would benefit from the inclusion of reprogrammable logic on the silicon die, as it can add general computing ability, provide run -time reconfigurabil...
Mark Holland, Scott Hauck
SIGSOFT
2006
ACM
14 years 1 months ago
Bit level types for high level reasoning
Bitwise operations are commonly used in low-level systems code to access multiple data fields that have been packed into a single word. Program analysis tools that reason about s...
Ranjit Jhala, Rupak Majumdar
EUSFLAT
2003
116views Fuzzy Logic» more  EUSFLAT 2003»
13 years 8 months ago
Fuzzy logic and the Pittsburgh classifier system for mobile robot control
We report on experiments designed to highlight the strengths and weaknesses of an autonomous rule acquisition algorithm for the fuzzy controller of a simulated mobile robot. The a...
Anthony G. Pipe, Brian Carse
JUCS
2007
102views more  JUCS 2007»
13 years 7 months ago
The Use of Runtime Reconfiguration on FPGA Circuits to Increase the Performance of the AES Algorithm Implementation
: This article presents an architecture that encrypts data with the AES algorithm. This architecture can be implemented on the Xilinx Virtex II FPGA family, by applying pipelining ...
Oscar Pérez, Yves Berviller, Camel Tanougas...