Sciweavers

162 search results - page 4 / 33
» Optimizing Array Accesses in High Productivity Languages
Sort
View
MICRO
2010
IEEE
140views Hardware» more  MICRO 2010»
13 years 5 months ago
Moneta: A High-Performance Storage Array Architecture for Next-Generation, Non-volatile Memories
Emerging non-volatile memory technologies such as phase change memory (PCM) promise to increase storage system performance by a wide margin relative to both conventional disks and ...
Adrian M. Caulfield, Arup De, Joel Coburn, Todor I...
IPPS
2008
IEEE
14 years 1 months ago
Programmability of the HPCS Languages: A case study with a quantum chemistry kernel
As high-end computer systems present users with rapidly increasing numbers of processors, possibly also incorporating attached co-processors, programmers are increasingly challeng...
Aniruddha G. Shet, Wael R. Elwasif, Robert J. Harr...
HICSS
2011
IEEE
252views Biometrics» more  HICSS 2011»
12 years 11 months ago
Hitting the Wall: What to Do When High Performing Scrum Teams Overwhelm Operations and Infrastructure
All-at-once Scrum implementations require total commitment to change, high level management support and aggressive removal of impediments. Several company-wide implementations are...
Jeff Sutherland, Robert Frohman
TCAD
2011
13 years 1 months ago
High-Level Synthesis for FPGAs: From Prototyping to Deployment
—Escalating system-on-chip design complexity is the design community to raise the level of abstraction beyond register transfer level. Despite the unsuccessful adoptions of early...
Jason Cong, Bin Liu, Stephen Neuendorffer, Juanjo ...
CGO
2008
IEEE
14 years 2 months ago
Automatic array inlining in java virtual machines
Array inlining expands the concepts of object inlining to arrays. Groups of objects and arrays that reference each other are placed consecutively in memory so that their relative ...
Christian Wimmer, Hanspeter Mössenböck