2932 search results - page 60 / 587 » Optimizing Memory System Performance for Communication in Pa... |
IPPS
2007
IEEE
14 years 2 months ago
2007
IEEE
There are two popular parallel programming paradigms available to high performance computing users such as engineering and physics professionals: message passing and distributed s...
PPOPP
2010
ACM
14 years 5 months ago
2010
ACM
Transactional memory promises to make parallel programming easier than with fine-grained locking, while performing just as well. This performance claim is not always borne out bec...
IPPS
1998
IEEE
14 years 7 days ago
1998
IEEE
The increasing gap in processor and memory speeds has forced microprocessors to rely on deep cache hierarchies to keep the processors from starving for data. For many applications...
IEEEPACT
2002
IEEE
14 years 27 days ago
2002
IEEE
Data parallel compilers have long aimed to equal the performance of carefully hand-optimized parallel codes. For tightly-coupled applications based on line sweeps, this goal has b...
ICCAD
2009
IEEE
13 years 5 months ago
2009
IEEE
Hardware acceleration is crucial in modern embedded system design to meet the explosive demands on performance and cost. Selected computation kernels for acceleration are usually ...